Home > Published Issues > 2014 > Volume 5, No. 2, May 2014 >

Variable Bitspace of Variable Precision Processor

Sukemi1, Anak Agung Putri Ratna2, and Harry Sudibyo2
1. Student of Doctoral Program in Universitas Indonesia, Depok, Depok City, West Java, Indonesia
2. Department of Electrical Engineering Universitas Indonesia, Depok, Depok City, West Java, Indonesia

Abstract—This research is purposed to increase computer function into a time driven to support real time system. This purposed would the processor can work according to determined time variable and can work optimally in a certained deadline. The first approachment to design some of processor that has a different bit space 64, 32, 16 and 8 bits. Each processor will be separated by selector/arbiter priority of a task. In addition, the design of the above processors are designed as a counter with varying levels of accuracy (variable precision computing). The selection is also done by using statistical control in the task are observed by the appearance of controller mounted on the front of the architecture bitspace the second approach above. The last approach to ‘add’ certainty in the form of interval arithmetic precision cutting task that can be the upper bound and lower bound of the area (bounds). These four approachment can be structured orthogonally or stand alone into a processor/several processors by introducing a new classifier that serves as a selector or a task arbiter. The result from the four approaches proves that the processor is strutured with different bitspace able to work optimally on a variable time and time deadlines are fast, and accurate completion of tasks in support of real time.

Index Terms—time driven, task arbiter, variable precision computing, interval arithmetic.

Cite: Sukemi, Anak Agung Putri Ratna, and Harry Sudibyo, "Variable Bitspace of Variable Precision Processor," Journal of Advances in Information Technology, Vol. 5, No. 2, pp. 65-70, May, 2014.doi:10.4304/jait.5.2.65-70